

# ***Traineeships in Advanced Computing for High Energy Physics (TAC-HEP)***

**FPGA module training**

**Week-6**

**Lecture-11: 04/03/2025**



Varun Sharma  
University of Wisconsin – Madison, USA



# Content

---



- Vivado/Vitis HLS Setup
  - First project

# Reminder: HLS Setup



- `ssh <username>@cmstrigger02-via-login -L5901:localhost:5901`
  - Or whatever **:1** display number
  - Sometimes you may need to run `vncserver -localhost -geometry 1024x768` again to start new vnc server


- **Connect to VNC server (remote desktop) client**

- **Open terminal**

- `source /opt/Xilinx/Vivado/2020.1/settings64.sh`
- `cd /scratch/~whoami``
- `vivado_hls`

**OR**

- `Source /opt/Xilinx/Vitis/2020.1/settings64.sh`
- `Cd /scratch/~whoami``
- `vitis_hls`





# Example

<https://github.com/varuns23/TAC-HEP-FPGA/tree/main/tutorial/wk5lec10>

## lec10ex1



```

1  #include "lec10ex1.h"
2
3  void lec10ex1 (int *y, int c[N], int x) {
4
5      static int arr[N];
6      int sum;
7      int data;
8      int i;
9
10     sum=0;
11     Loop:
12     for (i = N - 1; i >= 0; i--)
13     {
14         if (i == 0)
15         {
16             arr[0] = x;
17             data = x;
18         }
19         else
20         {
21             arr[i] = arr[i - 1];
22             data = arr[i];
23         }
24         sum += data * c[i];
25     }
26     *y = sum;
27 }

```

```

1  #ifndef LEC10EX1_H_
2  #define LEC10EX1_H_
3  #define N      11
4
5  ✓ void lec10ex1 (
6      int *y,
7      int c[N+1],
8      int x
9  );
10
11 #endif

```

```

5  int main()
6  {
7      const int samples = 600;
8      FILE *oFile;
9
10     int inp, output;
11     int coef[N] = { 0, -10, -9, 23, 56, 63, 56, 23, -9, -10, 0};
12
13     int i, rmp;
14     inp = 0;
15     rmp = 1;
16
17     oFile = fopen("lec10ex1_out.dat", "w");
18     for (i = 0; i <= samples; i++)
19     {
20         if (rmp == 1)
21             inp = inp + 1;
22         else
23             inp = inp - 1;
24
25         // Execute the function with latest input
26         lec10ex1(&output, coef, inp);
27
28         if ((rmp == 1) && (inp >= 75))
29             rmp = 0;
30         else if ((rmp == 0) && (inp <= -75))
31             rmp = 1;
32
33         // Save the results.
34         fprintf(oFile, "%i %d %d\n", i, inp, output);
35     }
36     fclose(oFile);
37
38     printf("Comparing against output data \n");
39     if (system("diff -w lec10ex1_out.dat lec10ex1_out_ref.dat"))
40     {
41
42         fprintf(stdout, "*****\n");
43         fprintf(stdout, "FAIL: Output DOES NOT match the reference output\n");
44         fprintf(stdout, "*****\n");
45         return 1;

```

# Run via CLI



```
open_project fir_proj
set_top lec10ex1
add_files lec10ex1.c
add_files lec10ex1.h
add_files -tb lec10ex1_out_ref.dat
add_files -tb lec10ex1_test.c

open_solution "solution1"
set_part {xcvu9p-flga2104-1-i}
create_clock -period 25 -name default

#source "../fir_proj/solution1/directives.tcl"

csim_design
csynth_design
#cosim_design
#export_design -format ip_catalog
#
#Exit Vivada HLS
exit
```


Execute: `vivado_hls file.tcl`



TAC-HEP 2025

# Review Reports

# C – Simulation



**Launch Debugger:** Compiles the C code & opens the debug perspective

**Build Only:** C code compiles, but the simulation does not run


**Clean Build:** Remove any existing executable and object files from the project before compiling the code

**Optimized Compile:** Uses a higher level of optimization effort when compiling the design but removes all information required by the debugger. This increases the compile time but should reduce the simulation run time


# C – Simulation




On-going...



Finished...



# C – simulation output



`csim/build` is the primary location for all files related to the C-simulation

- Any files read by the test bench are copied to this folder
- The C executable file `csim.exe` is created and run in this folder
- Any files written by the test bench are created in this folder
  - Build Only option: exe file is not executed


Folder `csim/report` contains a log file of the C simulation

**Next: execute synthesis**

# C-Synthesis



- Creating an Initial Solution
- Reviewing the Output of C Synthesis
- Analyzing the Results of Synthesis
- Creating a New Solution
- Applying Optimization Directives




# Console messages



- During the synthesis process messages are echoed to the console window
- The message include information messages showing how the synthesis process is proceeding

```
INFO: [HLS 200-10] -----
INFO: [HLS 200-10] -- Generating RTL for module 'lec10ex1'
INFO: [HLS 200-10] -----
INFO: [RTGEN 206-500] Setting interface mode on port 'lec10ex1/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lec10ex1/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lec10ex1/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lec10ex1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lec10ex1'.
INFO: [HLS 200-111] Elapsed time: 0.06 seconds; current allocated memory: 138.740 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 173.25 MHz
```

# Console messages



Some messages may contain links to enhanced information

Clicking on this message provides more details on why the message was issued and possible resolutions

# C – Synthesis finished



## Design Rule Checking

Console Errors Warnings **DRCs**

3 DRC-Infos 0 DRC-Warnings 0 DRC-Errors

This info will be updated when the current process completes.

Name	Details
▼ All Categories	
▼ THROUGHPUT	
i [HLS 200-789]	**** Estimated Fmax: 173.25 MHz
▼ SCHEDULE	
i [SCHED 204-61]	Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
▼ LOOP	
i [HLS 200-790]	**** Loop Constraint Status: All loop constraints were satisfied.

# C-Synthesis: *Review the output*



Folder **syn** is now available in the solution folder


**report** folder contains a report file for the top-level function and one for every sub-function in the design

**verilog**, **vhdl**, and **systemc** folders contain the output RTL files

The top-level file has the same name as the top-level function for synthesis

One RTL file for each function

Might be additional RTL files to implement sub-blocks (block RAM, pipelined multipliers, etc)



# Results of C Synthesis



- Two primary features provided to analyze the RTL design
  - **Synthesis reports**
    - The report provides details on both the performance and area of the RTL design
  - **Analysis Perspective**
    - Analysis Perspective provides both a tabular and graphical view of the design performance and resources and supports cross-referencing between both views

# Synthesis Report



- General Information

- When results were generated
- Software version
- Project name
- Solution name
- Technology details

## General Information

Date: Tue Mar 4 08:04:21 2025  
Version: 2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)  
Project: test  
Solution: solution1  
Product family: virtexuplus  
Target device: xcvu9p-flqa2104-1-i

- Performance Estimates
- Utilization Estimates
- Interface Summary

# Synthesis Report: Performance Estimates



## Performance Estimates

### Timing:

- Target clock frequency
- Clock uncertainty
- Estimate of the fastest achievable clock

### Performance Estimates

#### Timing

##### Summary

Clock	Target	Estimated	Uncertainty
ap_clk	25.00 ns	5.772 ns	3.12 ns

#### Latency

##### Summary

Latency (cycles)		Latency (absolute)		Interval (cycles)		
min	max	min	max	min	max	Type
34	34	0.850 us	0.850 us	34	34	none

##### Detail

##### + Instance

##### + Loop

# Synthesis Report: Performance Estimates



## Performance Estimates

### Latency (Summary):

- Reports the latency and initiation interval for this block and any sub blocks instantiated in this block
- Each sub function called at this level in the C source is an instance in this RTL block unless it was inlined
- **Latency** is the number of cycles it takes to produce the output
- **Initiation interval** is the number of clock cycles before new inputs can be applied
- In the absence of any PIPELINE directives the **latency** is one cycle less than the initiation interval
- Next input is read when the final output is written

## Performance Estimates

### Timing

#### Summary

Clock	Target	Estimated	Uncertainty
ap_clk	25.00 ns	5.772 ns	3.12 ns

### Latency

#### Summary

Latency (cycles)		Latency (absolute)		Interval (cycles)		
min	max	min	max	min	max	Type
34	34	0.850 us	0.850 us	34	34	none

### Detail

#### + Instance

#### + Loop

# Synthesis Report: Performance Estimates



## Performance Estimates

### Latency (Details):

- The latency and initiation interval for the instances sub functions and loops in this block
  - If any loops contain sub loops the loop hierarchy is shown
- The min and max latency values indicate the latency to execute all iterations of the loop.
  - Presence of conditional branches in the code might make the min and max different
- The Iteration Latency is the latency for a single iteration of the loop
- If the loop has a variable latency, the latency values cannot be determined and are shown as a question mark (?)
- Any specified target initiation interval is shown beside the actual initiation interval achieved
- The tripcount shows the total number of loop iterations

#### Latency

##### Summary

Latency (cycles)		Latency (absolute)		Interval (cycles)		
min	max	min	max	min	max	Type
34	34	0.850 us	0.850 us	34	34	none

##### Detail

##### Instance

N/A

##### Loop

Loop Name	Latency (cycles)		Initiation Interval		achieved	target	Trip Count	Pipelined
	min	max	Iteration Latency					
- Loop	33	33	3		-	-	11	no

# Synthesis Report: Utilization Estimates



## Utilization Estimates:

### Summary

This part of the report shows the resources: LUTs, Flip-Flops, DSPs used to implement the design

#### Utilization Estimates

##### Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	3	0	85	-
FIFO	-	-	-	-	-
Instance	-	-	-	-	-
Memory	0	-	64	6	0
Multiplexer	-	-	-	105	-
Register	-	-	111	-	-
<b>Total</b>	<b>0</b>	<b>3</b>	<b>175</b>	<b>196</b>	<b>0</b>
Available	4320	6840	2364480	1182240	960
Available SLR	1440	2280	788160	394080	320
Utilization (%)	0	~0	~0	~0	0
Utilization SLR (%)	0	~0	~0	~0	0

# Synthesis Report: Utilization Estimates



## Utilization Estimates: Details

### Instance:

- The resources specified here are used by the sub blocks instantiated at this level of the hierarchy
- If the design only has no RTL hierarchy there are no instances reported
- If any instances are present clicking on the name of the instance opens the synthesis report for that instance

### Memory

- The resources listed here are those used in the implementation of memories at this level of the hierarchy
- Vivado HLS reports a single port BRAM as using one bank of memory and reports a dual port BRAM as using two banks of memory

#### Detail

##### Instance

N/A

##### DSP48E

N/A

##### Memory

Memory	Module	BRAM_18K	FF	LUT	URAM	Words	Bits	Banks	W*Bits*Banks
arr_U	lec10ex1_arr		064	6	0	11	32	1	352
Total		1	064	6	0	11	32	1	352

##### FIFO

N/A

### FIFO

- The resources listed here are those used in the implementation of any FIFOs implemented at this level of the hierarchy

# Synthesis Report: Utilization Estimates



## Utilization Estimates: Details

### Expression:

- Resources used by any expressions such as multipliers adders and comparators at the current level of hierarchy
- Bit widths of the input ports to the expressions are shown

### Multiplexors:

- Resources used to implement multiplexors at this level of hierarchy
- Input widths of the multiplexors are shown

### Register:

- List of all registers at this level of hierarchy
- The report includes the register bit widths

#### Expression

Variable Name	Operation	DSP48E	FFLUT	Bitwidth P0	Bitwidth P1
mul_ln24_fu_163_p2	*	3	0	20	32
grp_fu_125_p2	+	0	0	15	5
sum_fu_169_p2	+	0	0	39	32
icmp_ln14_fu_144_p2	icmp	0	0	11	5
<b>Total</b>		<b>4</b>	<b>3</b>	<b>0</b>	<b>85</b>

#### Multiplexer

Name	LUT	Input Size	Bits	Total Bits
ap_NS_fsm	27	5	1	5
arr_address0	21	4	4	16
arr_d0	15	3	32	96
data_0_reg_116	9	2	32	64
grp_fu_125_p0	15	3	5	15
i_0_reg_104	9	2	5	10
sum_0_reg_91	9	2	32	64
<b>Total</b>	<b>105</b>	<b>21</b>	<b>111</b>	<b>270</b>

#### Register

Name	FF	LUT	Bits	Const Bits
ap_CS_fsm	4	0	4	0
data_0_reg_116	32	0	32	0
i_0_reg_104	5	0	5	0
i_reg_209	5	0	5	0
icmp_ln14_reg_190	1	0	1	0
sxt_ln12_reg_181	32	0	32	0
sum_0_reg_91	32	0	32	0
<b>Total</b>	<b>111</b>	<b>0</b>	<b>111</b>	<b>0</b>

# Synthesis Report: Interface Summary



## Interface


- This section shows how the function arguments have been synthesized into RTL ports
- The RTL port names are grouped with their protocol
- Source object:** RTL ports created when that source object is synthesized with the stated I/O protocol
- The design has a clock and reset port
- Synthesis has automatically added some block level control ports : `ap_start`, `ap_done`, `ap_idle` and `ap_ready`

### Interface


#### Summary

RTL Ports	Dir	Bits	Protocol	Source Object	C Type
ap_clk	in	1	ap_ctrl_hs	lec10ex1	return value
ap_rst	in	1	ap_ctrl_hs	lec10ex1	return value
ap_start	in	1	ap_ctrl_hs	lec10ex1	return value
ap_done	out	1	ap_ctrl_hs	lec10ex1	return value
ap_idle	out	1	ap_ctrl_hs	lec10ex1	return value
ap_ready	out	1	ap_ctrl_hs	lec10ex1	return value
y	out	32	ap_vld	y	pointer
y_ap_vld	out	1	ap_vld	y	pointer
c_address0	out	4	ap_memory	c	array
c_ce0	out	1	ap_memory	c	array
c_q0	in	32	ap_memory	c	array
x	in	32	ap_none	x	scalar

# Analysis Perspective: Resource view



# Analysis Perspective: Schedule view



# Reminder: Assignments



- Assignment-1 (13-02-2025)
- Assignment-2 (18-02-2025)
- Assignment-3 (27-02-2025)

Uploaded to cernbox: <https://cernbox.cern.ch/s/gmUqRDHTxDLqx4M>

Send via email: **varun.sharma@cern.ch**

**Submit in 2 weeks from date of assignment**



# Questions?

Acknowledgements:

- Some of these slides are from Isobel Ojalvo

# Jargons



- **ICs - Integrated chip:** assembly of hundreds of millions of transistors on a minor chip
- **PCB:** Printed Circuit Board
- **LUT - Look Up Table aka 'logic'** - generic functions on small bitwidth inputs. Combine many to build the algorithm
- **FF - Flip Flops** - control the flow of data with the clock pulse. Used to build the pipeline and achieve high throughput
- **DSP - Digital Signal Processor** - performs multiplication and other arithmetic in the FPGA
- **BRAM - Block RAM** - hardened RAM resource. More efficient memories than using LUTs for more than a few elements
- **PCIe or PCI-E - Peripheral Component Interconnect Express:** is a serial expansion bus standard for connecting a computer to one or more peripheral devices
- **InfiniBand** is a computer networking communications standard used in high-performance computing that features very high throughput and very low latency
- **HLS** - High Level Synthesis - compiler for C, C++, SystemC into FPGA IP cores
- **HDL** - Hardware Description Language - low level language for describing circuits
- **RTL** - Register Transfer Level - the very low level description of the function and connection of logic gates
- **FIFO** – First In First Out memory
- **Latency** - time between starting processing and receiving the result
  - Measured in clock cycles or seconds
- **II - Initiation Interval** - time from accepting first input to accepting next input