

Traineeships in Advanced Computing for High Energy Physics (TAC-HEP)

FPGA module training

Week-5

Lecture-10: 27/02/2025



Varun Sharma

University of Wisconsin – Madison, USA



WISCONSIN
UNIVERSITY OF WISCONSIN-MADISON

Content



- Vivado/Vitis HLS Setup
 - First project

Reminder: HLS Setup



- `ssh <username>@cmstrigger02-via-login -L5901:localhost:5901`
 - Or whatever `:1` display number
 - Sometimes you may need to run `vncserver -localhost -geometry 1024x768` again to start new vnc server


- **Connect to VNC server (remote desktop) client**

- **Open terminal**

- `source /opt/Xilinx/Vivado/2020.1/settings64.sh`
- `cd /scratch/~whoami``
- `vivado_hls`

OR

- `Source /opt/Xilinx/Vitis/2020.1/settings64.sh`
- `Cd /scratch/~whoami``
- `vitis_hls`



Steps to IP Creation



- **Step-1: Creating a New Project/Opening an existing project**
- **Step-2: Validating the C-source code**
- **Step-3: High Level Synthesis**
- **Step-4: RTL Verification**
- **Step-5: IP Creation**



TAC-HEP 2025

Create a new project

Using Vivado HLS




- Once connected to **cmstrigger02**
- Source the settings
- Go to **/scratch/~whoami** directory
- Execute **vivado_hls**



Creating Project




- Create New Project
- Enter the project name
- Click Browse to navigate to the location of the project directory
- Enter the location to be used for your project



Adding C-design



- Click Add Files
- Select all files that need to be synthesized and click OK
- Specify the **top-level function** to be synthesised



Add test bench files




The test bench compares the output data from the “**top-level**” function with known good values

If you do not include all the files used by the test bench, **C** and **RTL simulation** might fail due to an inability to find the data files.

Test-bench

Reference output



Select your target device



Check

- Family
- Package
- Speed grade,
- Resources available

localhost:5902 (cmstrigger02.hep.wisc.edu:2 (varuns)) - RealVNC Viewer

Activities Vivado HLS 2020.1 Feb 27 07:30

Device Selection Dialog

Select: Parts Boards

Filter

Product Category: All Package: All

Family: All Speed grade: All

Sub-Family: All Temp grade: All


Create Search: xcvu9p-flga2104 (7 matches)

	Family	Package	Speed	SLICE	LUT	FF	DSP	BRAM
xcvu9p-flga2104-2-i	Virtex UltraScale+	-flga2104	-2	147780	1182240	2364480	6840	2160
xcvu9p-flga2104-2-e	Virtex UltraScale+	-flga2104	-2	147780	1182240	2364480	6840	2160
xcvu9p-flga2104-1-i	Virtex UltraScale+	-flga2104	-1	147780	1182240	2364480	6840	2160
xcvu9p-flga2104-1-e	Virtex UltraScale+	-flga2104	-1	147780	1182240	2364480	6840	2160


Target device



- **Solution Name:** of your choice
 - **solution1**
- **Clock Period:** in units of ns or a frequency value specified with the MHz suffix
 - **25ns**
- **Uncertainty:** If no value is given, default is 12.5%
- **Part:** Click to select the appropriate technology
 - **xcvu9p-flga2104-1-i**



Vivado GUI



Understanding GUI




The screenshot shows the Vivado HLS 2020.1 interface. The top window title is "localhost:5902 (cmstrigger02.hep.wisc.edu:2 (varuns)) - RealVNC Viewer". The application title bar shows "Vivado HLS 2020.1" and the date/time "Feb 27 07:33". The main window title is "Vivado HLS 2020.1 - fir_proj (/scratch/varuns/tac-hep-fpga2025/wk5lec10/fir_proj)".

The interface includes a menu bar (File, Edit, Project, Solution, Window, Help) and a toolbar with various icons. A red box highlights the toolbar, with an orange label "Toolbar buttons" pointing to it. Below the toolbar is a perspective view selector with "Debug", "Synthesis", and "Analysis" tabs. An orange label "Perspectives" points to this area.

The main workspace is divided into several panes:

- Project Explorer pane:** Located on the left, showing a tree view of the project "fir_proj" with subfolders "Includes", "Source" (containing "lec10ex1.c" and "lec10ex1.h"), "Test Bench" (containing "lec10ex1_out_ref.dat" and "lec10ex1_test.c"), and "solution1". An orange label "Project Explorer pane" points to this area.
- Information pane:** A large central area, currently empty. An orange label "Information pane" points to it.
- Auxiliary pane:** Located on the right, containing an "Outlin" tab with the text "An outline is not available." and a "Direct" tab. An orange label "Auxillary pane" points to it.
- Console pane:** Located at the bottom, containing "Console", "Errors", "Warnings", and "DRCs" tabs. The "Console" tab is active, showing "Vivado HLS Console" and a cursor. An orange label "Console pane" points to it.


Understanding GUI



Explorer Pane

- Shows the project hierarchy.
- As you proceed through the validation, synthesis, verification, and IP packaging steps, sub-folders with the results of each step are created automatically inside the solution directory (named **csim**, **syn**, **sim**, and **impl** respectively)

Understanding GUI



Information Pane

- Shows the contents of any files opened from the Explorer pane.
- When operations complete, the report file opens automatically in this pane

Auxiliary Pane

- Cross-links with the Information pane.
- The information shown in this pane dynamically adjusts, depending on the file open in the Information pane

Understanding GUI




Toolbar buttons

Toolbar Buttons

- Can perform the most common operations using the Toolbar buttons
- When you hold the cursor over the button, a popup dialog box opens, explaining the function
- Each button also has an associated menu item available from the pulldown menu


Console Pane

- Shows the messages produced when Vivado HLS runs
- Errors and warnings appear in Console pane tabs



Console pane

Understanding GUI



Perspectives

Synthesis Perspective:

- Allows to synthesize designs, run simulations, and package the IP

Debug Perspective:

- Includes panes associated with debugging the C code
- Can be used only after the C code compiles

Analysis Perspective:

- Windows in this perspective are configured to support analysis of synthesis results
- Can be used only after synthesis completes.

Toolbar buttons



- **Create New Project** opens the new project wizard
- **Project Settings** allows the current project settings to be modified
- **New Solution** opens the new solution dialog box
- **Solution Settings** allows the current solution settings to be modified

The next group of toolbar buttons control the tool operation:

- **Index C Source** refreshes the annotations in the C source
- **Run C Simulation** opens the C Simulation dialog box
- **C Synthesis** starts C source code in Vivado HLS
- **Run C/RTL Cosimulation** verifies the RTL output
- **Export RTL** packages the RTL into the desired IP output format

The final group of toolbar buttons are for design analysis:

- **Open Report** opens the C synthesis report or drops down to open other reports
- **Compare Reports** allows the reports from different solutions to be compared



Example

<https://github.com/varuns23/TAC-HEP-FPGA/tree/main/tutorial/wk5lec10>

lec10ex1



```

1  #include "lec10ex1.h"
2
3  void lec10ex1 (int *y, int c[N], int x) {
4
5      static int arr[N];
6      int sum;
7      int data;
8      int i;
9
10     sum=0;
11     Loop:
12     for (i = N - 1; i >= 0; i--)
13     {
14         if (i == 0)
15         {
16             arr[0] = x;
17             data = x;
18         }
19         else
20         {
21             arr[i] = arr[i - 1];
22             data = arr[i];
23         }
24         sum += data * c[i];
25     };
26 }
27 *y = sum;
28 }

```

```

1  #ifndef LEC10EX1_H_
2  #define LEC10EX1_H_
3  #define N      11
4
5  ✓ void lec10ex1 (
6      int *y,
7      int c[N+1],
8      int x
9      );
10
11 #endif

```

```

5  int main()
6  {
7      const int samples = 600;
8      FILE *oFile;
9
10     int inp, output;
11     int coef[N] = { 0, -10, -9, 23, 56, 63, 56, 23, -9, -10, 0};
12
13     int i, rmp;
14     inp = 0;
15     rmp = 1;
16
17     oFile = fopen("lec10ex1_out.dat", "w");
18     for (i = 0; i <= samples; i++)
19     {
20         if (rmp == 1)
21             inp = inp + 1;
22         else
23             inp = inp - 1;
24
25         // Execute the function with latest input
26         lec10ex1(&output, coef, inp);
27
28         if ((rmp == 1) && (inp >= 75))
29             rmp = 0;
30         else if ((rmp == 0) && (inp <= -75))
31             rmp = 1;
32
33         // Save the results.
34         fprintf(oFile, "%i %d %d\n", i, inp, output);
35     }
36     fclose(oFile);
37
38     printf("Comparing against output data \n");
39     if (system("diff -w lec10ex1_out.dat lec10ex1_out_ref.dat"))
40     {
41
42         fprintf(stdout, "*****\n");
43         fprintf(stdout, "FAIL: Output DOES NOT match the reference output\n");
44         fprintf(stdout, "*****\n");
45         return 1;

```


Step-3: C-Synthesis



Run C-Synthesis

Vivado HLS 2020.1 - fir_proj (/scratch/varuns/tac-hep-fpga2025/wk5lec10/fir_proj)

File Edit Project Solution Window Help

Debug Synthesis Analysis

Explorer

- fir_proj
 - Includes
 - Source
 - Test Bench
 - solution1
 - constraints
 - csim
 - build
 - apcc.log
 - csim.exe
 - csim.mk
 - lec10ex1_out_ref.dat
 - lec10ex1_out.dat
 - Makefile.rules
 - run_sim.tcl
 - sim.sh
 - obj
 - report
 - lec10ex1_csim.log
 - impl
 - syn

lec10ex1_csim.log

```

1 INFO: [SIM 2] ***** CSIM start *****
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
3   Compiling(apcc) ../../../../lec10ex1_test.c in debug
4 INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/b:
5 INFO: [HLS 200-10] For user 'varuns' on host 'cmstrigge
6 INFO: [HLS 200-10] In directory '/scratch/varuns/tac-he
7 INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_varuns,
8 INFO: [APCC 202-1] APCC is done.
9   Compiling(apcc) ../../../../lec10ex1.c in debug mode
10 INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/b:
11 INFO: [HLS 200-10] For user 'varuns' on host 'cmstrigge
12 INFO: [HLS 200-10] In directory '/scratch/varuns/tac-he
13 INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_varuns,
14 INFO: [APCC 202-1] APCC is done.
15   Generating csim.exe
16 Comparing against output data
17 *****
18 PASS: The output matches the reference output!
19 *****
20 INFO: [SIM 1] CSim done with 0 errors.
21 INFO: [SIM 3] ***** CSIM finish *****
  ~
  
```

Outlin

Direct

An outline is not available.

Console

Errors Warnings DRCs

Vivado HLS Console

```

*****
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] ***** CSIM finish *****
Finished C simulation.
  
```

fir_proj

Synthesis output printouts – 1/2



```
Starting C synthesis ...
/opt/Xilinx/Vivado/2020.1/bin/vivado_hls /scratch/varuns/tac-hep-fpga2025/wk5lec10/fir_proj/solution1/csynth.tcl
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'varuns' on host 'cmstrigger02.hep.wisc.edu' (Linux_x86_64 version 5.14.0-427.22.1.el9_4)
INFO: [HLS 200-10] In directory '/scratch/varuns/tac-hep-fpga2025/wk5lec10'
Sourcing Tcl script '/scratch/varuns/tac-hep-fpga2025/wk5lec10/fir_proj/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/scratch/varuns/tac-hep-fpga2025/wk5lec10/fir_proj'.
INFO: [HLS 200-10] Adding design file 'lec10ex1.c' to the project
INFO: [HLS 200-10] Adding design file 'lec10ex1.h' to the project
INFO: [HLS 200-10] Adding test bench file 'lec10ex1_out_ref.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'lec10ex1_test.c' to the project
INFO: [HLS 200-10] Opening solution '/scratch/varuns/tac-hep-fpga2025/wk5lec10/fir_proj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [SCHD 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraint
INFO: [HLS 200-10] Analyzing design file 'lec10ex1.c' ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.840 ;
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.840 ;
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.840 ;
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.840 ;
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.840 ;
INFO: [HLS 200-472] Inferring partial write operation for 'arr' (lec10ex1.c:16:10)
INFO: [HLS 200-472] Inferring partial write operation for 'arr' (lec10ex1.c:21:10)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.840 ;
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lec10ex1' ...
```

Synthesis output printouts – 2/2



Vivado HLS Console

```
INFO: [HLS 200-10] -----
INFO: [HLS 200-42] -- Implementing module 'lec10ex1'
INFO: [HLS 200-10] -----
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 15.98 seconds; current allocated memory: 138.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.04 seconds; current allocated memory: 138.392 MB.
INFO: [HLS 200-10] -----
INFO: [HLS 200-10] -- Generating RTL for module 'lec10ex1'
INFO: [HLS 200-10] -----
INFO: [RTGEN 206-500] Setting interface mode on port 'lec10ex1/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lec10ex1/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lec10ex1/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lec10ex1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lec10ex1'.
INFO: [HLS 200-111] Elapsed time: 0.06 seconds; current allocated memory: 138.740 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 173.25 MHz
INFO: [RTMG 210-278] Implementing memory 'lec10ex1_arr_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB):
INFO: [VHDL 208-304] Generating VHDL RTL for lec10ex1.
INFO: [VLOG 209-307] Generating Verilog RTL for lec10ex1.
INFO: [HLS 200-112] Total elapsed time: 17.1 seconds; peak allocated memory: 138.740 MB.
Finished C synthesis.
```

Step-3: Synthesis Report Review




The **syn** folder contains four sub-folder

A report folder and one folder for each of the RTL output formats.

The report folder contains a report file for the **top-level function** and one for every sub-function in the design

The **verilog**, **vhdl**, and **systemc** folders contain the output RTL files



Synthesis Report



Performance of
the target device
for desired
algorithm

Synthesis(solution1)(lec10ex1_csynth.rpt) x3 lec10ex1_test.c

Synthesis Report for 'lec10ex1'

General Information

Performance Estimates

- Timing
 - Summary

Clock	Target	Estimated	Uncertainty
ap_clk	25.00 ns	5.772 ns	3.12 ns
 - Latency
 - Summary

Latency (cycles)		Latency (absolute)		Interval (cycles)		
min	max	min	max	min	max	Type
34	34	0.850 us	0.850 us	34	34	none
 - Detail
 - Instance

N/A
 - Loop

	Latency (cycles)		Initiation Interval				
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- Loop	33	33	3	-	-	11	no

Synthesis Report: Resource Utilization



Utilization Estimates

Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	3	0	85	-
FIFO	-	-	-	-	-
Instance	-	-	-	-	-
Memory	0	-	64	6	0
Multiplexer	-	-	-	105	-
Register	-	-	111	-	-
Total	0	3	175	196	0
Available	4320	6840	2364480	1182240	960
Available SLR	1440	2280	788160	394080	320
Utilization (%)	0	~0	~0	~0	0
Utilization SLR (%)	0	~0	~0	~0	0

Synthesis Report: Interface Summary



Interface

Summary

RTL Ports	Dir	Bits	Protocol	Source Object	C Type
ap_clk	in	1	ap_ctrl_hs	lec10ex1	return value
ap_rst	in	1	ap_ctrl_hs	lec10ex1	return value
ap_start	in	1	ap_ctrl_hs	lec10ex1	return value
ap_done	out	1	ap_ctrl_hs	lec10ex1	return value
ap_idle	out	1	ap_ctrl_hs	lec10ex1	return value
ap_ready	out	1	ap_ctrl_hs	lec10ex1	return value
y	out	32	ap_vld	y	pointer
y_ap_vld	out	1	ap_vld	y	pointer
c_address0	out	4	ap_memory	c	array
c_ce0	out	1	ap_memory	c	array
c_q0	in	32	ap_memory	c	array
x	in	32	ap_none	x	scalar

Export the report(.html) using the [Export Wizard](#)

Open Analysis Perspective [Analysis Perspective](#)

Example for lecture 3



```
void foo(int in[3], char a, char b, char c, int out[3]) {
    int x,y;
    for(int i = 0; i < 3; i++) {
        x = in[i];
        y = a*x + b + c;
        out[i] = y;
    }
}
```

Assignment # 3



- 1. Repeat the example on slide#20 with:**
 - a. Target clock of 4ns
 - b. Search for a new VU7 and VU13P device and see the estimates

- 2. Create a project with example on slide#29**

Reminder: Assignments



- Assignment-1 (13-02-2025)
- Assignment-2 (18-02-2025)
- Assignment-3 (27-02-2025)

Uploaded to cernbox: <https://cernbox.cern.ch/s/gmUqRDHTxDLqx4M>

Send via email: **varun.sharma@cern.ch**

Submit in 2 weeks from date of assignment



TAC-HEP 2025

Extra slides





Questions?

Acknowledgements:

- Some of these slides are from Isobel Ojalvo

Jargons



- **ICs - Integrated chip:** assembly of hundreds of millions of transistors on a minor chip
- **PCB:** Printed Circuit Board
- **LUT - Look Up Table aka 'logic'** - generic functions on small bitwidth inputs. Combine many to build the algorithm
- **FF - Flip Flops** - control the flow of data with the clock pulse. Used to build the pipeline and achieve high throughput
- **DSP - Digital Signal Processor** - performs multiplication and other arithmetic in the FPGA
- **BRAM - Block RAM** - hardened RAM resource. More efficient memories than using LUTs for more than a few elements
- **PCIe or PCI-E - Peripheral Component Interconnect Express:** is a serial expansion bus standard for connecting a computer to one or more peripheral devices
- **InfiniBand** is a computer networking communications standard used in high-performance computing that features very high throughput and very low latency
- **HLS** - High Level Synthesis - compiler for C, C++, SystemC into FPGA IP cores
- **HDL** - Hardware Description Language - low level language for describing circuits
- **RTL** - Register Transfer Level - the very low level description of the function and connection of logic gates
- **FIFO** – First In First Out memory
- **Latency** - time between starting processing and receiving the result
 - Measured in clock cycles or seconds
- **II - Initiation Interval** - time from accepting first input to accepting next input