Traineeships in Advanced Computing for High Energy Physics (TAC-HEP)

FPGA module training

Week-4

Lecture-7: February 18th 2025





Varun Sharma

University of Wisconsin – Madison, USA





Hardware Description Languages

Verilog

TAC-HEP: FPGA training module - Varun Sharma

Connecting to cmstrigger02



- Connect to cmstrigger02 machine:
 - ssh -X -Y <username>@cmstrigger02.hep.wisc.edu
- OR
- First sign-in to 'login' machine & then connect to 'cmstrigger02' machine All of you should have access
 - ssh -X -Y <username>@login.hep.wisc.edu
 - ssh cmstrigger02
 - mkdir /nfs_scratch/`whoami` (If directory exist, go to next bullet)
 - cd /nfs_scratch/`whoami`





TAC-HEP: FPGA training module - Varun Sharma





Initially was created to simplify design simulation & verification

Verilog: Verification + Logic

Increasing logic complexity -> added support for synthesis

- Used to model a digital system at many levels of abstraction
- Complexity can range from a simple gate to a complete electronic digital system

Difference from programming languages





TAC-HEP: FPGA training module - Varun Sharma

Difference from programming languages



C/C++ Verilog For Statement wire [N-1:0] a; generate for (i=0; i<N; i=i+1)</pre> for (i=0; i<N; i++) {</pre> begin a[i] = b + c;assign a[i] = b & c; } end endgenerate bc a[0] = b+c;a[1] = b+c; a[0] Describes a[2] = b+c;Describes a[1] Sequence of Hardware ... a[2] Instructions a[N-2] = b+c;a[N-1] = b+c;a[N-2] a[N-1]

Types of modeling

Behavioral (High Level)

- Describes what the circuit should do, rather than how it is implemented
- Assignment statements, control statements

Structural (Gate Level)

- Describes the structure of the hardware components
- Interconnections of logic gates & modules











Behavioral modeling: 4-to-1 MUX

```
module mux4x1 (input [1:0] sel, input [3:0] d,
output reg y);
always @(*) begin
case (sel)
2'b00: y = d[0];
2'b01: y = d[1];
2'b10: y = d[2];
2'b11: y = d[3];
default: y = 0;
endcase
end
endmodule
```

Structural modeling: Half Adder

module half_adder (input a, input b, output sum, output carry); xor(sum, a, b); // Sum = A ⊕ B and(carry, a, b); // Carry = A & B endmodule





- Register Transfer Level (RTL): A type of behavioral modeling, for the purpose of synthesis
 - Describes how data moves between registers using combinational logics
- Synthesis: Translating HDL to a circuit (hardware logic) & then optimizing the represented
- RTL Synthesis: Translating an RTL model of hardware into an optimized technology-specific gate level implementation using synthesis tools like Xilinx Vivado



RTL code (before synthesis)

Synthesized Gate-Level Output

module and_gate (input A, input B, output reg Y);
 always @(*) begin
 Y = A & B; // RTL level logic
 end
endmodule

module and_gate (input A, input B, output Y); and U1 (Y, A, B); // Replaced with actual AND gate endmodule

Simulation and Synthesis

- The two major purposes of HDLs are logic simulation and synthesis
- Not all of the Verilog commands can be synthesized into hardware
- During **simulation**: inputs are applied to a module, and the outputs are checked to verify that module operates correctly
- During **synthesis**: textual description of a module is transformed into logic gates

HDL code is divided into synthesizable modules and a test bench

- Synthesizable: describes hardware
- Test Bench: Checks whether the output result is correct (only simulation)















TAC-HEP: FPGA training module - Varun Sharma

14

Logical Values

A bit can have any of these values:

- O representing logic low (false)
- 1 representing logic high (true)
- X representing unknown value, 0, 1, or Z
- **Z** representing high impedance for tri-state (unconnected inputs are set to Z)

Logic operations





AND operation

OR operation

TAC-HEP: FPGA training module - Varun Sharma

18 February 2025



X & Z are case in-sensitive

15

Lexical elements

- Case sensitive: keywords are lower case
- Semicolons (;) are line terminators
- Comments:
 - One line //.....
 - Mutli-line comments start with /* and end with */
- System task & functions start with a dollar sign
 - Example: \$display, \$time, \$signed



Lexical elements

- Variable names have to start with an alphabetic character or underscore (_) followed by alphanumeric or underscore characters
- Escaped identifiers (\)
 - Permit non alphanumeric characters in Verilog names
 - The escaped name includes all the characters following the backslash until the first white space character

\7400 \.*.\$ \{*****} \OutGate // same as OutGate

COUNT //distinct from Count

Count

R2 D2

R56 68

FIVE\$

```
wire \fo+o=a ; // Declare the varaible fo+o=a=a
wire \fo+o =a ; // Assign a to wire fo+o
```



17

18 February 2025

Compile Directives



- When compilers, remains in effect through the entire compilation process (which could span multiple files) until a different compiler directive specifies otherwise
- Certain identifiers that start with ` (backquote) character are compiler directives
 - `define, `undef
 - `ifdef, `else, `endif
 - `default_nettype
 - `include
 - `resetall
 - `timescale
 - `unconnected_drive, `nounconected_drive
 - `celldefine, `endcelldefine





<size>'<base format><number>

<size>

• number of bits (optional)

<base format>

It is a single character ' followed by one of the following characters
 b, d, o and h, which stand for binary, decimal, octal and hex, respectively.

<number>

- Contains digits which are legal for the <base format>
- Underscore (_) can be used for readability





<size>'<base format><number>

Unsized numbers (at least 32 bit) 549 // decimal number 'h8F_F // hex number 'o765 // octal number

```
Size numbers
4'b11 // 4-bit binary number 0011
3'b10x // 3-bit binary number with LSM bit unknown
8'hz // 8-bit binary high-impedance number
4'hz1 // 4'bzzz1
5'd3 // 5-bit decimal number
```

Signed numbers

-8'd6 // 8-bit two's complement of 6 (-6) 4'shF // 4-bit number '1111' to be interpreted as // 2's complement number

Basic components of Verilog



- Module
- Ports
- Data Types
- Operators
- Always Block
- Initial & Test bench
- Control Statements

A digital system is built using hierarchical modules,

• At each level of hierarchy, different modules are connected to work together

Hierarchy:

- Design: multiple modules
- Module can contain sub-modules, forming a hierarchy
- Top module integrates all the sub-modules

Same level of hierarchy

- Modules can be connected and interact without one being inside another
- These modules communicate through ports

22







Verilog Design



endmodule



Basic building block in Verilog, similar to a function in programming

• Defines the circuit & its behaviour

module <module name> #(<param list>) (<port list>)
 <Declarations>:
 reg, wire, parameters
 input, output, inout
 <Instantiations>
 <Data flow statements>
 <Behavioral blocks>
 <task and functions>

module HalfAdder (A, B, Sum, Carry); input A, B; output Sum, Carry;

assign #2 Sum = A ^ B; assign #5 Carry = A & B; endmodule

Module Ports











- Input (input): Takes external signals
- Output (output): Produces results
- Bidirectional (inout): Can act as input and output

```
module full_adder (input a, input b, input cin, output
sum, output cout);
  assign sum = a ^ b ^ cin; // XOR for sum
  assign cout = (a & b) | (b & cin) | (a & cin); //
Carry out
endmodule
```

q <= a; // q c

• Nets (wire)

Data Types

- Represents a physical connection b/w structural elements.
- `wire' is used for combinational logic
- Continously reflects the value assigned to it (default z)

wire y; assign y = a & b; // y changes automatically when a or b changes

• Registers (reg)

- Represents an abstract data storage element
- Assigned values only within an always statement or an initial statement
- Value is saved from one assignment to the next (default x)

reg q; always @(posedge clk) q <= d; // q changes only on the clock edge

26



Vector and Arrays

Verilog vectors: known as **BUS** in hardware

<data type> [left range : right range] <Variable name>

Single element that is n-bits wide

- reg [0:7] A, B; //Two 8-bit reg with MSB as the 0th bit
- wire [3:0] Data; //4-bit wide wire MSB as the 4th bit

Vector part select (access)

- A[5] // bit # 5 of vector A
- Data[2:0] // Three LSB of vector Data

Verilog arrays: range follows the name

- <datatype> <array name> [<array indices>]
- reg B [15:0]; // array of 16 reg elements
- Reg [0:3] B [0:63]: //B is an array of sixty four 4-bit registers

Array of vectors: model the memory

- <data type> [<vector indices>]<array name>[<array indices>]
- reg [15:0] mem [1023:0]; // array of vectors

TAC-HEP: FPGA training module - Varun Sharma

8-bit reg A: a single element



B[15]



More about wires



Slicing

- Wire [31:0] bus; //declare 4 byte bus
- bus[7:0]; //lowest byte of bus

Concatenation

- {bus[7:0], bus[15:8], bus[23:16], bus[31:24]}
- Replication
 - {8{4'b1010}}; // replicate binary value 4'b1010 8 times



On FPGA, memory maps to BRAM

Everything must be decided at compile time – your hardware cannot be changed while running!

• Cannot add one more piece of memory after the circuit is built!







Operator Type	Symbols	Example
Bitwise	~ & ^	4'b1010 & 4'b0100
Logical	! &&	4'b1010 && 4'b0100
Reduction	ه ~ ه ~ ^ ~^	4'b0001
Arithmetic	+ - * / ** %	4'b1110 - 1
Relational	> < >= <= == != === !===	4'd5 < 4'd3
Shift	>> << >>> <<	4'0110 << 1
Concatenation	{,}	{2'b10, 2'b01}
Replication	{n{m}}	{8{1'b1}}
Conditional	? :	empty ? 1'b1 : 1'b0

wire result; assign result = (a > b) ? a : b; // Assigns max(a, b) to result

TAC-HEP: FPGA training module - Varun Sharma

30





Used for

Combinational logic (always @(*))

```
always @(*) begin
sum = a + b; // Executes when a or b changes
end
```

Sequential logic

always @(posedge clk) begin q <= d; // q updates at every positive clock edge end

Blocking vs non-blocking

Blocking VS non-blocking assignments

- = blocking
- <= Non blocking, used only in always block

Blocking

Statement inside always block are executed **sequentially**

always @(*) begin	always @(*) begin
b = a;	a = b;
c = b;	b = c;
d = b;	c = 0;
end	end

Non-Blocking

Statement inside always block are executed in **parallel**

always @(posedge clk) begin b <= a; c <= b; d <= b; end





Initial: Executes once, used in test benches for simulation

```
module testbench;
  reg a, b;
  wire y;
  and_gate uut (a, b, y); // Instantiate AND gate
  initial begin
    a = 0; b = 0; #10;
    a = 0; b = 1; #10;
    a = 1; b = 0; #10;
    a = 1; b = 1; #10;
    $finish;
  end
endmodule
```



Control statements



• if-else, case, for, while, repeat for behavioral modeling

```
Example: if-else
always @(*) begin
if (a == 1)
y = b;
else
```

y = c;

end

Example: case

always @ (*) begin case (sel) 2'b00: y = a; 2'b01: y = b; 2'b10: y = c; default: y = d; endcase end

Verilog Playground

025



35

EDA playground	New Run Save	with AMD Versal Adaptive SoCs REGISTER NOW	° Resources - Community - Help - ≁ Playgrounds Log In +)
Brought to you by DOULOS	testbench.sv	design.sv 🕂	
 Languages & Libraries 	1 // Code your testbench here 2 // or browse Examples 3	1 // Code your design here 2	
Testbench + Design System/Verilog/Verilog			
None V			A free cloud-based tool for ruppin
None OVL SVUnit			and sharing SystemVerilog, VHDL,
Enable TL-Verilog Enable Easier UVM Enable VUnit			Verilog, and UVM simulations online
▼ Tools & Simulators Ø			
Select V			
Open EPWave after run Show output file after run			
Download files after run			
▼ Examples	el og		
using EDA Playground			
VHDL Verilog/SystemVerilog	Add a title to help you find your playground Public (anyone with t	he link can view) 🗸 🖋 Save	
UVM EasierUVM SVAUnit	B I H 66 ≔ ⊨ % ® 0		
SVUnit VUnit (Verilog/SV) VUnit (VHDL)	A short description will be helpful for you to remember your	playground's details	
TL-V e + \ By using our website, y	ou agree to the usage of cookies. Hide		
Python + Verilog			

TAC-HEP: GPU & FPGA training module - Varun Sharma





- Assignment-1 (13-02-2025)
- Assignment-2 (18-02-2025)

Uploaded to cernbox: https://cernbox.cern.ch/s/gmUqRDHTxDLqx4M

Submit in 2 weeks from date of assignment





Acknowledgements:

- Some of these slides are from Isobel Ojalvo

Jargons



- ICs Integrated chip: assembly of hundreds of millions of transistors on a minor chip
- **PCB:** Printed Circuit Board
- LUT Look Up Table aka 'logic' generic functions on small bitwidth inputs. Combine many to build the algorithm
- FF Flip Flops control the flow of data with the clock pulse. Used to build the pipeline and achieve high throughput
- DSP Digital Signal Processor performs multiplication and other arithmetic in the FPGA
- BRAM Block RAM hardened RAM resource. More efficient memories than using LUTs for more than a few elements
- PCIe or PCI-E Peripheral Component Interconnect Express: is a serial expansion bus standard for connecting a computer to one or more peripheral devices
- InfiniBand is a computer networking communications standard used in high-performance computing that features very high throughput and very low latency
- HLS High Level Synthesis compiler for C, C++, SystemC into FPGA IP cores
- HDL Hardware Description Language low level language for describing circuits
- RTL Register Transfer Level the very low level description of the function and connection of logic gates
- FIFO First In First Out memory
- Latency time between starting processing and receiving the result
 - Measured in clock cycles or seconds
- II Initiation Interval time from accepting first input to accepting next input