Traineeships in Advanced Computing for High Energy Physics (TAC-HEP)

FPGA module training

Week-2: LHC, CMS Level-1 Trigger, & FPGAs in HEP

Lecture-3: February 4th 2025





Varun Sharma

University of Wisconsin – Madison, USA





- Motivation
- Comparison: FPGAs/ASICs/GPU/CPU
- Domain specific Accelerators

Today:

- LHC, CMS Experiment
- Level-1 Trigger
- FPGAs in HEP

What do we want?

Scientific discoveries

Journal Publications





LHC, CMS Experiment

TAC-HEP: FPGA training module - Varun Sharma

4



Large Hadron Collider

The LHC accelerates bunches of billions of protons (or ions) from 450 GeV injection energy from SPS to 6.8 TeV and collides them at **13.6 TeV** centre-of-mass energy

LHC circumference is 27km and the minimal distance between bunches is 25ns*c

• Revolution frequency of LHC is 11.24 kHz

- Bunch crossing rate (ZeroBias rate) depends on number of bunches in the machine
- o e.g. For 2380 colliding bunches (2023)
 - ZeroBias rate = 26.8 MHz

Filling scheme: 25ns_2352b_2340_2004_2133_108bpi_24inj



4 February 2025



Particle Physics Detectors











TAC

FPGAs/ASICs in CMS (ATLAS)



Front End Electronics (Detector Readout): Combination of ASICs+FPGA

- ASICs: Custom designed chips process signals from various detectors
 - Calorimeters: Measure energy deposits of particles
 - Muon Chambers: Detect muons
 - Tracker: Processes signal from silicon sensors
- FPGAs: Data handling and interfacing with DAQ

Data Acquisition (DAQ) and readout

- **FPGAs:** Handle high-speed data transmission, data formatting and interfacing with DAQ computers
- ASICs: Converting detector signals into digital data

Trigger System:

• **FPGAs:** Used extensively in the level-1 trigger to make ultra fast decisions (μ s)

TAC-HEP: FPGA training module - Varun Sharma

FPGAs/ASICs in other experiments

Neutrino Experiments:

- **ASICs:** Used in photodetectors (like PMTs, SiPMs) to convert light signals from neutrino interactions into digital data
- FPGAs: Used to filter & select neutrino events from background noise
 - Eg: DUNE: FPGAs in the DAQ system Process vast amounts of data from the liquid argon detectors in real time

Dark matter experiments:

ASICs: Designed for ultra-low-noise signal processing in cryogenic enviroments

FPGAs: Real-time waveform analysis & triggering

Eg: **LUX-ZEPLIN (LZ)**, FPGAs process PMT signal in real time to differentiate b/w potential DM interactions & bkg events







- At an input rate of 40MHz
- Each raw event being 1-2MB

It is impossible to record data at 80 PB/s

Solution \Rightarrow **Be Selective** \Rightarrow **Add** a trigger





The role of the trigger is to make the **online selection** of particle collisions potentially containing interesting physics

- What is 'Interesting'?:
 - Define what is signal and what is background
- What is the final affordable rate of the DAQ system?
 - Define the maximum allowed rate
- How fast the selection must be?
 - Define the maximum allowed processing time



• Data Input: signals from front-end electronics







The simplest trigger: apply a threshold

- Look at the signal
- Put a threshold as low as possible



Input to CMS level-1 Trigger



Level-1 trigger receives data with coarse granularity from

- Calorimeters (ECAL, HCAL, HF)
- Muon systems (CSC, DT, RPC, GEM)

Collision data are buffered locally for < 4μ s



L1 Trigger is implemented in hardware

Uses field programmable gate arrays (FPGAs)

Operates synchronously to the LHC clock (40 MHz)



CMS Level-1 Trigger





To make decision in μ s

- We have parallel/Pipelined system
- Feed Forward Algorithms (no backward loops)
- Highly distributed
- Parallelism in FPGA
- Parallelism in Logic

CMS Trigger System

Two level triggering

- Level 1 Trigger (L1T)
 - Custom hardware using FPGAs
 - 40 MHz → 100 kHz
- High Level Trigger (HLT)
 - Computing farm
 - 100 kHz → 1kHz



Experiment	# of levels
ALICE	4
ATLAS	3
LHCb	3
CMS	2



Question: Why different levels?



CMS Trigger Architecture





2025

Data path split here: Coarse (L1), raw (DAQ)

Data sitting in buffers, waiting for decision from L1

L1 latency sets the depth of buffers (and \$\$)



21% processing time reduction



The pie-chart shows the distribution of CPU time in different instances of CMSSW modules (outermost ring), their corresponding C++ class (one level inner), grouped by physics object or detector (innermost ring). The empty slice indicates the time spent outside of the individual algorithms.

The time spent in the conversion of GPU-friendly *Structure of Arrays* data formats to legacy data formats is indicated by "Conversion" in the extra internal ring.

The timing is measured on pileup 50 events from Run2018D on a full HLT node (2x Intel Skylake Gold 6130) with HT enabled, running 16 jobs in parallel, with 4 threads each - equipped with an NVIDIA T4 GPU.

Using the GPU to accelerate:

- pixel local reconstruction, track and vertex reconstruction
- HCAL local reco (MAHI)
- ECAL unpacking and local reconstruction (multifit)

reduces the CPU usage by 21%, increasing the throughput by 26%.

All set to do physics analyses





Lets discuss about FPGAs

FPGA: Field Programmable Gate Array

Xilinx Field Programmable Gate Array



Xilinx: All Programmable

Software Defined, Hardware Optimized

You may know Xilinx because we invented the FPGA. Or maybe you know us because we turned the semiconductor world upside down and created the fabless model. With over 3500 patents and more than 60 industry firsts, we continue to pioneer new programmable technology putting our customers first. Today Xilinx's portfolio combines All Programmable devices in the categories of FPGAs, SoCs, and 3DICs, as well as All Programming models, including software-defined development environments. Our products are enabling smart, connected, and differentiated applications driven by 5G Wireless, Embedded Vision, Industrial IoT, and Cloud Computing.

First FPGA invented by Xilinx Inc. in 1985

TAC-HEP: FPGA training module - Varun Sharma

4 February 2025

22

Gates [edit]

- 1987: 9,000 gates, Xilinx^[6]
- 1992: 600,000, Naval Surface Warfare Department^[3]
- Early 2000s: millions^[8]
- 2013: 50 million, Xilinx^[12]

Market size [edit]

- 1985: First commercial FPGA : Xilinx XC2064^{[5][6]}
- 1987: \$14 million^[6]
- c. 1993: >\$385 million^{[6][failed verification]}
- 2005: \$1.9 billion^[13]
- 2010 estimates: \$2.75 billion^[13]
- 2013: \$5.4 billion^[14]
- 2020 estimate: \$9.8 billion^[14]
- 2030 estimate: \$23.34 billion^[15]

Design starts [edit]

A design start is a new custom design for implementation on an FPGA.

- 2005: 80,000^[16]
- 2008: 90,000^[17]

Source: https://en.wikipedia.org/wiki/Fieldprogrammable_gate_array

configuration can be changed even after fabrication: "field-programmable"

 Has 2D array of logic gates in its architecture: "Gate Array"

Programmable hardware whose sub-component

 A silicon 'breadboard' of configurable logic gates, memories, transceivers, Digital Signal Processors (DSPs), registers (flip flops)





FPGA Architecture





FPGA Architecture



 Contains thousands of fundamental elements called configurable logic blocks (CLBs) surrounded by a system of programmable interconnects, called a fabric, that routes signals between CLBs.

nterconnects

- The interconnects can readily be reprogrammed, allowing an FPGA to accommodate changes to a design or even support a new application during the lifetime of the part.
- Input/output (I/O) blocks interface between the FPGA and external devices.
- Stores its configuration information in a re-programmable medium such as static RAM (SRAM) or flash memory



The basic structure of an FPGA is composed of:

- Look-up table (LUT)
- Flip-Flop (FF)
- Slices and CLBs
- Block Memory (BRAM)
- DSP Blocks
- Interconnect and routing resources: Wires & Input/Output (I/O) pads

TAC-HEP: FPGA training module - Varun Sharma

27

Xilinx FPGAs – Phase-1 choice: V7 690T

Xilinx Multi-Node Product Portfolio Offering

45n	m	28nm		20nm			16nm	
SPAR 1	AN.🇳	N.♥ VIRTEX. ⁷		VI	VIRTEX.		VIRTEX.	
		KINT C	EX. ⁷	KI	NTEX.	ŀ	VINTEX. UltraSCALE+	
Product Tables	and Product Se	lection G	eployed			HI	LHC	
At Program	mobile Lone End PortAlo ables and Product Solection Guide	Al Plogra Product	mmable 7 Series tables and Product Selection Guide	Product T	FPGA dates and Product Subscript Guide	Pro	or the second se	
Cost-Optimiz	ed Portfolio	7 Ser	ies	Ultras	icale	UltraS	cale+	
Spartan-7	Spartan-6	Spartan-7	Artix-7	Kintex UltraScale	Virtex UltraScale	Kintex UltraScale+	Virtex UltraScale+	
Artix-7	Zynq-7000	Kintex-7	Virtex-7					

Decide wisely which FPGA to use as per your needs

	Spartan-7	Artix-7	Kintex-7	Virtex-7
Max Logic Cells (K)	102	215	478	1,955
Max Memory (Mb)	4.2	13	34	68
Max DSP Slices	160	740	1,920	3,600
Max Transceiver Speed (Gb/s)		6.6	12.5	28.05
Max I/O Pins	400	500	500	1,200



Speed grade:

propagation

fabric or I/O

operations

delay for critical

paths in the FPGA

maximum

Trigger Processor Boards







Calorimeter Trigger Processor(CTP7 - left), and Master Processor (MP7 - right)

• CTP7 (Layer-1) - mTCA Single Virtex 7 FPGA, 67 optical inputs, 48 outputs, 12 RX/TX backplane

- Virtex 7 allows 10 Gb/s link speed on 3 CXP(36 TX & 36 RX) and 4 MiniPODs (31 RX & 12 TX)
- ZYNQ processor running Xilinx PetaLinux for service tasks, including virtual JTAG cable

• MP7 (Layer-2) - mTCA Single Virtex 7 FPGA, up to 72 input & output links

- Virtex 7 has 72 input and output links at 10 Gb/s
- Dual 72 or 144MB QDR RAM clocked at 500 MHz

TAC-HEP: FPGA training module - Varun Sharma



TAC-HEP: FPGA training module - Varun Sharma





TAC-HEP: FPGA training module - Varun Sharma

30